Tech news in 3 minutes
CoWoS-S vs CoWoS-R: Key Differences in Chip Packaging
**Main Entity:** John Cooley’s Troublemaker Panel at DAC (Design Automation Conference) **Primary Keywords:** AI chip design, EDA industry, autonomous chip design, semiconductor design flow, interoperability standards, Synopsys Ansys acquisition, Silvaco TCAD **Search Intent:** Readers seeking insights into AI advancements in chip design flows, EDA executive panel discussions, and real-world data on semiconductor design automation. **Core News Point:** At DAC 2025, John Cooley’s Troublemaker Panel showcased a dramatic shift from last year’s entertaining but vague AI discussions to deeply informative, data-backed presentations on autonomous chip design and interoperability standards, leaving attendees with substantive industry insights rather than marketing spin. **SEO News Summary:** At this year’s DAC, John Cooley’s Troublemaker Panel delivered a stark contrast to 2024’s session, evolving from entertaining but superficial AI discussions to a rigorously informative exchange backed by real customer data and concrete achievements. The panel, featuring senior EDA executives including Paul Cunningham, Ravi Subramaniam, Amit Gupta, and Wally Rhines, focused heavily on AI in the semiconductor design flow. Unlike previous years, panelists came prepared with verifiable facts, cutting through marketing rhetoric to address hard questions about Level 5 fully autonomous AI chip design. Cunningham detailed tangible progress, citing specific customer names and milestones, while Subramaniam and Gupta showcased extensive lists of accomplishments, forcing Cooley to occasionally interject “enough” to move the conversation forward. Interoperability emerged as a key theme, with executives describing standards-based agentic design flows. The Synopsys-Ansys acquisition was also dissected, with Subramaniam quantifying the expanded market reach and customer base. Wally Rhines provided context on Silvaco’s longevity, highlighting deep TCAD and analog design expertise that enables physics-based digital twin models for semiconductor manufacturing. While the panel lacked last year’s prison analogies and biting humor, the trade-off was vastly more informative. Attendees left with a clear understanding of AI’s rapid maturation in design flows, autonomous chip design becoming real, and the strategic value of standards-driven interoperability. The Troublemaker Panel proved that real data, not spin, drives meaningful industry progress.